Is a bad practice make variations on power's tracks width in pcb?












3












$begingroup$


Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
The frequency of the signals are not high , a few units of KHz, something near 10kHz.



I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



enter image description here






pcb-design







share|improve this question









$endgroup$

















    3












    $begingroup$


    Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
    The frequency of the signals are not high , a few units of KHz, something near 10kHz.



    I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



    enter image description here






    pcb-design







    share|improve this question









    $endgroup$















      3












      3








      3


      1



      $begingroup$


      Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
      The frequency of the signals are not high , a few units of KHz, something near 10kHz.



      I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



      enter image description here






      pcb-design







      share|improve this question









      $endgroup$




      Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
      The frequency of the signals are not high , a few units of KHz, something near 10kHz.



      I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



      enter image description here






      pcb-design




      pcb-design






      share|improve this question













      share|improve this question











      share|improve this question




      share|improve this question










      asked 8 hours ago









      DanielDaniel

      18510




      18510






















          2 Answers
          2






          active

          oldest

          votes


















          3












          $begingroup$


          I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




          At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



          It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






          share|improve this answer









          $endgroup$





















            0












            $begingroup$

            I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






            share|improve this answer









            $endgroup$













            • $begingroup$
              This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
              $endgroup$
              – KingDuken
              8 hours ago










            • $begingroup$
              I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
              $endgroup$
              – ammar.cma
              8 hours ago












            Your Answer





            StackExchange.ifUsing("editor", function () {
            return StackExchange.using("mathjaxEditing", function () {
            StackExchange.MarkdownEditor.creationCallbacks.add(function (editor, postfix) {
            StackExchange.mathjaxEditing.prepareWmdForMathJax(editor, postfix, [["\$", "\$"]]);
            });
            });
            }, "mathjax-editing");

            StackExchange.ifUsing("editor", function () {
            return StackExchange.using("schematics", function () {
            StackExchange.schematics.init();
            });
            }, "cicuitlab");

            StackExchange.ready(function() {
            var channelOptions = {
            tags: "".split(" "),
            id: "135"
            };
            initTagRenderer("".split(" "), "".split(" "), channelOptions);

            StackExchange.using("externalEditor", function() {
            // Have to fire editor after snippets, if snippets enabled
            if (StackExchange.settings.snippets.snippetsEnabled) {
            StackExchange.using("snippets", function() {
            createEditor();
            });
            }
            else {
            createEditor();
            }
            });

            function createEditor() {
            StackExchange.prepareEditor({
            heartbeatType: 'answer',
            autoActivateHeartbeat: false,
            convertImagesToLinks: false,
            noModals: true,
            showLowRepImageUploadWarning: true,
            reputationToPostImages: null,
            bindNavPrevention: true,
            postfix: "",
            imageUploader: {
            brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
            contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
            allowUrls: true
            },
            onDemand: true,
            discardSelector: ".discard-answer"
            ,immediatelyShowMarkdownHelp:true
            });


            }
            });














            draft saved

            draft discarded


















            StackExchange.ready(
            function () {
            StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f430164%2fis-a-bad-practice-make-variations-on-powers-tracks-width-in-pcb%23new-answer', 'question_page');
            }
            );

            Post as a guest















            Required, but never shown

























            2 Answers
            2






            active

            oldest

            votes








            2 Answers
            2






            active

            oldest

            votes









            active

            oldest

            votes






            active

            oldest

            votes









            3












            $begingroup$


            I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




            At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



            It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






            share|improve this answer









            $endgroup$


















              3












              $begingroup$


              I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




              At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



              It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






              share|improve this answer









              $endgroup$
















                3












                3








                3





                $begingroup$


                I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




                At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



                It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






                share|improve this answer









                $endgroup$




                I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




                At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



                It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).







                share|improve this answer












                share|improve this answer



                share|improve this answer










                answered 8 hours ago









                The PhotonThe Photon

                86.8k398202




                86.8k398202

























                    0












                    $begingroup$

                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






                    share|improve this answer









                    $endgroup$













                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      8 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      8 hours ago
















                    0












                    $begingroup$

                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






                    share|improve this answer









                    $endgroup$













                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      8 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      8 hours ago














                    0












                    0








                    0





                    $begingroup$

                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






                    share|improve this answer









                    $endgroup$



                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.







                    share|improve this answer












                    share|improve this answer



                    share|improve this answer










                    answered 8 hours ago









                    ammar.cmaammar.cma

                    497312




                    497312












                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      8 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      8 hours ago


















                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      8 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      8 hours ago
















                    $begingroup$
                    This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                    $endgroup$
                    – KingDuken
                    8 hours ago




                    $begingroup$
                    This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                    $endgroup$
                    – KingDuken
                    8 hours ago












                    $begingroup$
                    I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                    $endgroup$
                    – ammar.cma
                    8 hours ago




                    $begingroup$
                    I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                    $endgroup$
                    – ammar.cma
                    8 hours ago


















                    draft saved

                    draft discarded




















































                    Thanks for contributing an answer to Electrical Engineering Stack Exchange!


                    • Please be sure to answer the question. Provide details and share your research!

                    But avoid …



                    • Asking for help, clarification, or responding to other answers.

                    • Making statements based on opinion; back them up with references or personal experience.


                    Use MathJax to format equations. MathJax reference.


                    To learn more, see our tips on writing great answers.




                    draft saved


                    draft discarded














                    StackExchange.ready(
                    function () {
                    StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f430164%2fis-a-bad-practice-make-variations-on-powers-tracks-width-in-pcb%23new-answer', 'question_page');
                    }
                    );

                    Post as a guest















                    Required, but never shown





















































                    Required, but never shown














                    Required, but never shown












                    Required, but never shown







                    Required, but never shown

































                    Required, but never shown














                    Required, but never shown












                    Required, but never shown







                    Required, but never shown







                    -

                    Popular posts from this blog

                    Contact image not getting when fetch all contact list from iPhone by CNContact

                    Image
                    up vote 0 down vote favorite I know this question already asked but not getting solution. From this code I will get all the information from the contact but image not found when open vcf files on mac os, also not getting when share this file. I use this stackoverflow link here but It's not help full. var contacts = [CNContact]() let keys = [CNContactVCardSerialization.descriptorForRequiredKeys() ] as [Any] let request = CNContactFetchRequest(keysToFetch: keys as! [CNKeyDescriptor]) do { try self.contactStore.enumerateContacts(with: request) { (contact, stop) in // Array containing all unified contacts from everywhere contacts.append(contact) } } catch { print("unable to fetch contacts") } do { let data = try
                    Read more

                    count number of partitions of a set with n elements into k subsets

                    Image
                    up vote 6 down vote favorite 1 This program is for count number of partitions of a set with n elements into k subsets I am confusing here return k*countP(n-1, k) + countP(n-1, k-1); can some one explain what is happening here? why we are multiplying with k? NOTE->I know this is not the best way to calculate number of partitions that would be DP // A C++ program to count number of partitions // of a set with n elements into k subsets #include<iostream> using namespace std; // Returns count of different partitions of n // elements in k subsets int countP(int n, int k) { // Base cases if (n == 0 || k == 0 || k > n) return 0; if (k == 1 || k == n) return 1; // S(n+1, k) = k*S(n, k) + S(n, k-1) return k*countP(n-1, k) + countP(n-1, k-1); } // Driver program int ma
                    Read more

                    A CLEAN and SIMPLE way to add appendices to Table of Contents and bookmarks

                    Image
                    0 I found a lot of questions abount appendices and ToC. Many users want appendices to be grouped in an Appendix part, however some problems arise with ToC, hyperref, PDF viewer bookmarks, and so on. There are different solutions which require extra packages, command patching and other extra code, however none of them satisfies me. I almost found an easy way to accomplish a good result, where appendices are added to bookmarks in the right way and hyperref links point to the right page. However, the number of the "Appendix" part page is wrong (it's the number of appendix A). Is there any EASY way to fix that? This is a MWE: documentclass{book} usepackage[nottoc,notlot,notlof]{tocbibind} usepackage{hyperref} begin{document} frontmatter tableofcontents mainmatter part{First} chapter{
                    Read more